Abstract-Switched-current (S-I)-type pixel circuits are widely studied for high-performance active-matrix organic light-emitting -diode displays but suffer significant sampling and hold (S/H) nonidealities. In this letter, a simple and effective capacitive compensation method is proposed to suppress the S/H nonidealities and, thus, to greatly improve the current-reproducing accuracy and the output linearity of the circuits. The analysis procedure clearly demonstrates the operation mechanism of the method, and the simulation results of Simulation Program with Integrated Circuit Emphasis prove its excellent applicability for S-I pixel circuits.
I. INTRODUCTION
W ITH FURTHER advances of organic light-emittingdiode (OLED) display technologies toward even higher image quality, higher efficiency, lower power consumption, and larger size, the active-matrix architecture, which integrates OLEDs with thin-film-transistor (TFT) circuits in each display pixel, has become the technology of choice [1] . Compared with the voltage-mode driving methodology, the current-mode one has advantages such as improved display spatial uniformity, good environmental immunity, excellent linearity, and proven long-term stability [2] , and thus, it is preferred for highperformance active-matrix OLEDs (AMOLEDs). To realize current-mode AM driving, the switched-current (S-I)-type pixel circuits were developed to control and drive the OLED elements [3] , [4] . The long-time and signal-dependent settling problems in the S-I pixel circuits can be solved to meet the video bandwidth requirements by using current-scaling [5] , [6] , current-feedback [7] , or hybrid driving approaches [2] . However, the S-I pixel circuits are based on the sampling and hold (S/H) operations and, thus, suffer the S/H nonidealities, which depend on the circuit's parameters and the input signal level [8] . The resultant signal-dependent S/H errors can deteriorate the current-reproducing accuracy and the output linearity of the circuits. In this letter, a simple and effective capacitive compensation method is proposed and analyzed to suppress the S/H nonidealities. [11] being fitted to the experimentally measured results of an inverted top-emitting OLED structure [10] used in this letter.
II. SIMULATION SETUP
To analyze and verify the proposed design, Simulation Program with Integrated Circuit Emphasis (SPICE) circuit simulations with the commercial circuit simulator HSPICE vended by Synopsys are performed [9] . The electrical characteristics of an efficient inverted top-emitting OLED structure [10] are integrated into the SPICE simulations by using a macromodeling approach [11] , which models the current-voltage characteristics by directly specifying the experimentally measured data points with the 1-D piecewise linear function in SPICE [9] , as shown in Fig. 1 . Because the experimental data are directly input into the model, the model can reproduce the real electrical characteristics of the device with no deviations.
The basic configuration of an n-type TFT S-I pixel circuit is shown in Fig. 2(a) , which is designed for the inverted top-emitting OLED structures. Adopting top-emitting OLED structures removes limitations in the optical transparency of backplanes and the filling factor of traditional bottom-emitting OLED pixels. The inverted OLED structure technology is also somewhat preferred because for amorphous-silicon (a-Si) TFTs, which are often used in large-scale AMOLEDs where only n-type transistors are available, lower power can be achieved, while for polycrystalline silicon (poly-Si) TFTs, n-type TFTs usually have higher carrier mobility and, thus, lower operation voltage [12] . In the following, this n-type poly-Si TFT pixel circuit for the inverted OLED structure, as shown in Fig. 2 (a), will be taken as an example for the analysis. Furthermore, due to similar operation mechanisms, the analysis procedure is also applicable for the a-Si TFT pixel 0741-3106/$25.00 © 2007 IEEE circuits, and also for the p-type TFT pixel circuits [13] , which are designed for normal top-emitting OLED structures. The poly-Si TFT simulation model parameters are extracted based on the widely accepted Rensselaer Polytechnic Institute polySi TFT model [9] 
III. ANALYSIS AND DISCUSSIONS
The operation of the SI pixel circuits can be divided into two phases: sampling and hold. For the circuit, as shown in Fig. 2(a) , during the sampling phase, the video signal is converted to a current signal I data , then it is sampled into the current-sink transistor (M S ) during row selection; during the hold phase, M S reproduces and holds the current signal to drive the lighting element. Theoretically, the modulated OLED current I OLED is equal to the input data current. However, in a realistic case, the finally modulated emission current I OLED is given by [8] 
where β M S is the transconductance factor of M S ; ∆V
M S gs
and ∆V
M S D
are, respectively, M S 's gate stored voltage and the drain voltage shift that occurs when the pixel operation changes from the sampling phase to the hold phase; and λ is a constant associated with the channel-length modulation and the kink effects of the poly-Si TFTs.
Equation (1) shows that the presence of ∆V
M S gs
M S D
may cause deviation of I OLED from I data . By using a longchannel TFT, λ can be minimized, and thus, the effects from ∆V M S D may be suppressed. Moreover, the main problem for the pixel circuit that causes the deviation of I OLED from I data is ∆V M S gs due to charge injection and clock feed-through effects of M 1 . In normal S/H circuit design, such switch effects are possible to be partially cancelled by using large storage capacitance (C S ), by adding a dummy transistor [14] , or by using a CMOS transmission gate instead of the n-type TFT switch with an increase of I data for the pixel circuit. [15] . However, in the pixel circuit design, the dimension of C S is limited by the pixel layout area, and large C S may also slow the sampling operation. In addition, both the latter two methods increase the pixel complexity with the addition of a TFT and with the additional input pulse signals.
In this letter, a simple approach by adding a small compensation capacitance C F between M S 's gate and drain is introduced to solve this problem, as shown in Fig. 2(b) . The operation of this method is explained as follows.
As shown in Fig. 3(a) , ∆V 
where C gd is the total capacitance between M S 's gate and drain. For the self-aligned TFT technology used in this letter, the gateto-drain overlap capacitance is nearly zero. If we add a larger compensation capacitance C F between the gate and the drain of M S , then there will be C gd ≈ C F . Therefore, it is possible to control the value of ∆V M S gs,cp through modulating C F , so that ∆V M S gs,M 1 might be effectively reduced over the whole range of I data .
The value of C F is determined based on (2) and the ratio between the ∆V over the whole range of I data . Fig. 4 shows the simulated OLED current I OLED as a function of the input data current I data without C F and with a C F of 0.01 pF, respectively. Due to the signal-dependent S/H nonidealilities, the actual I OLED versus I data characteristics of the conventional S-I pixel circuit without adding a C F present a significant linearity error compared to the ideal case.
By adding a C F of 0.01 pF between M S 's gate and drain, the S/H nonidealilities are effectively suppressed, thus greatly improving the current-reproducing accuracy and the output linearity of the pixel circuit. C F can be easily fabricated by using the gate and the drain of M S as the two electrodes, and its value is much smaller than that of the C S , which is 0.2 pF in this letter. Furthermore, this method does not need to use a large C S to reduce the ∆V M S gs , and the final overall area for capacitors can be smaller than that in conventional design. Therefore, the pixel aperture ratio and resolution will not be affected with the addition of a C F . The ratio of C F to C S provides another adjustable parameter for optimizing the pixel circuit with given design specifications.
The effects of adding a C F on the modulated OLED current (I OLED ) uniformity of the S-I pixel circuit are also examined. To predict the I OLED 's uniformity influenced by the device process, Monte Carlo statistical circuit analysis was performed. In the analysis, Gaussian statistical distribution functions are adopted for modeling fluctuations of all related process and device parameters in the circuit [12] . Twenty percent of relative variations is assumed for the device physical model parameters including threshold voltage (V th ) and effective carrier mobility (µ eff ). Ten percent of relative variations is assumed for the process-induced fluctuations including device length and width (W, L), gate oxide thickness (t ox ), and capacitor values (C S and C F ). Fig. 4 shows the standard deviation error of I OLED obtained from the Monte Carlo analysis results. It can be seen that, although the presence of C F contributes one more parameter influenced by the process variations, it does not cause much degradation of I OLED 's uniformity.
IV. CONCLUSION
A simple and effective method is introduced to suppress the S/H nonidealities in S-I pixel circuits by adding a small compensation capacitance for designing high-performance AMOLEDs. With this method, the pixel circuits do not need to use large-size storage capacitor and complicated circuit configurations. The simulation results show the current-copying accuracy, and the output linearity is greatly improved with little degradation of current uniformity via using such a method. The method is applicable for both n-TFT and p-TFT S-I pixel circuits for the inverted and normal top-emission OLED structures. Some other configurations of S-I AMOLED pixel circuits with S/H operations may also benefit from this method.
